

NOAO

ENGINEERING CHANGE ORDER

BOARD NAME <u>TORRENT Local Control BRD LCB</u>	ECO# TRNT-017	DATE <u>19MAY11</u>
BRD SERL# <u>ALL REV A</u> REV _____	ART# <u>TRNT-EL-07-0002-XXX</u>	
PN# _____ REV _____	REV _____	
ASBLY# <u>TRNT-EL-04-0002</u> REV <u>A</u>	PCB# <u>TRNT-EL-04-1002</u>	REV <u>A</u>
BOM# <u>TRNT-EL-04-4002</u> REV <u>A1</u>	SCH# <u>TRNT-EL-04-2002</u>	REV <u>A</u>
COGNIZANT ENGNR _____	APPROVD _____	

REASON FOR MODIFICATION:
 1. Prevent power supplies VANA, VCB, VHV, VBB from turning on during initial fpga configure at power on. This causes potential lethal voltages (for detectors) to appear on the detector output pins.

DRAWINGS AFFECTED:	NEW REV
TRNT-EL-04-0002	A1
TRNT-EL-04-2002	A1
TRNT-EL-04-4004	A2

DESCRIPTION OF MODIFICATION:

1. Place diodes on U8:2 VCB_PWR_EN_OUT, U8:11 VANA_PWR_EN_OUT, and U8:15 VBB_ENBL_OUT.

- with anodes to U8 pins - and common cathodes tied together and connected to the DONE signal that can be found R64:2, TP5, U27:M15 & U43:13. See graphics for installation locations.

On bottom of board (opposite the Xilinx BGA)
 See Figure 1 and 2, Figure 3 and 4 are additional information
 Solder D2:2 to via highlighted in red, Solder D3:1 to via highlighted in red
 Use white 30 or 32 awg wire, solder one end to red via by R107, the other end to lead of D2 (D2:1)
 Use white 30 or 32 awg wire, connect D3:3 (K) to D2:3, connect D2:3 to TP5. Use RTV to tack long wire approximately where shown by the green X marks, avoid all pads & vias.

2. The following resistors are normally not installed: R68, R69, R108, R109

This section to be completed by reviewing authority			
Review Date:		Reviewer(s):	
Disposition:	<input type="checkbox"/> Approved	<input type="checkbox"/> Denied	<input type="checkbox"/> Request Additional Information

NOAO

ENGINEERING CHANGE ORDER





Figure 1

